IXPUG Workshop at HPC Asia 2025

  1. You are here:  
  2. Home
  3. Events
  4. IXPUG Workshop at HPC Asia 2025

 

IXPUG Workshop at HPC Asia 2025

IXPUG Workshop at HPC Asia 2025

Conference Dates: February 19-21, 2025

Workshop Date: February 19, 2025

Location: The Sheraton Hsinchu Hotel, Hsinchu, Taiwan

Registration: To attend, register via HPC Asia 2025

Event Description: The Intel eXtreme Performance Users Group (IXPUG) is an active community-led forum for sharing industry best practices, techniques, tools, etc., for maximizing efficiency on Intel platforms and products. IXPUG Workshop at HPC Asia 2025 is an open workshop on high-performance computing applications, systems, and architecture with Intel technologies. This is a half-day workshop with invited talks and contributed papers. The workshop aims to bring together software developers and technology experts to share challenges, experiences, and best-practice methods for the optimization of HPC, Machine Learning, and Data Analytics workloads on Intel® Xeon® processors, Intel® Xeon® CPU Max Series, Intel® Data Center GPU Max Series, Intel® Gaudi®, Intel® FPGAs, and any related hardware/software platforms. The workshop will cover application performance, and scalability challenges at all levels — from intra-node performance up to large-scale compute systems. Any research aspect related to Intel HPC and AI products is welcome to be presented in this workshop.

 

February 19 Advanced Workshop Program (Taiwan local time, GMT+8)

Session 1: Chair: Toshihiro Hanawa

9:00-9:10 Opening Remarks
Amit Ruhela, IXPUG President (Texas Advanced Computing Center (TACC), The University of Texas at Austin)

9:10-9:40 Keynote Talk: Performance Evaluation of N-body Codes on NVIDIA/AMD/Intel GPUs (Slides)
Presenter: Yohei Miki (The University of Tokyo, Japan)
Agenda: NVIDIA GPUs have dominated GPU-accelerated supercomputers for over a decade, but AMD and Intel GPUs have recently boosted cutting-edge supercomputers. Increased competition among GPU vendors has driven performance improvement; however, platform and programming environments diverge simultaneously. In this study, we have developed and optimized $N$-body codes written in CUDA C++, HIP C++, and SYCL for NVIDIA, AMD, and Intel GPUs, respectively, to find a promising environment for developing scientific codes. The fastest code on NVIDIA H100 SXM, written in SYCL and compiled by Intel oneAPI, processed 2.16e+12 interactions per second. On AMD Instinct MI210, SYCL code compiled by AdaptiveCpp and HIP C++ code achieved almost identical performance, with SYCL code achieving a slightly higher performance of 9.06e+11 interactions per second. Only the SYCL code compiled by Intel oneAPI was tested on Intel Data Center GPU Max 1100, and the resultant processing rate was 8.87e+11 interactions per second.

9:40-10:00 Site Update from TACC: Benchmarking for HPC Systems (Slides)
Presenter: Amit Ruhela (Texas Advanced Computing Center (TACC), The University of Texas at Austin, US)

10:00-10:30 Invited Talk: Unlocking the Power of Supercomputing: Exploring the HPC/AI Facilities and Applications at NCHC (Slides)
Presenter: Dr. Steven Shiao (National Center for High-performance Computing (NCHC), Taiwan)
Agenda: The National Center for High-performance Computing (NCHC) serves as Taiwan's primary high-performance computing (HPC) facility, providing critical services for computational science, AI, visualization, data storage, networking, and HPC training. Operating the 100 Gbps Taiwan Advanced Research and Education Network (TWAREN), NCHC supports academia and industry through advanced research platforms, HPC technologies, and professional development initiatives. The organization aims to enhance Taiwan's computing ecosystem with world-class AI-HPC infrastructure and achieve ambitious milestones, including a projected 480 petaflops (PF) computing power by 2029 under strategic national programs. Key pillars include AI and big data platforms, secure cloud services, and advanced network infrastructure to foster innovation in various fields such as life sciences, smart cities, and quantum computing. Initiatives like the TAIDE Project focus on trustworthy AI development, while NCHC's advanced facilities provide a robust environment for sensitive data storage, cybersecurity, and 3D visualization. With its emphasis on sustainability and talent cultivation, NCHC plays a central role in Taiwan's technological advancement, positioning itself as a leader in HPC and AI innovations.

(10:30-11:00 Coffee Break)

Session 2: Chair: Amit Ruhela

11:00-11:30 Site Update from Argonne National Laboratory: Initial Spectrum of Exascale Applications on Aurora (Slides)
Presenter: Timothy Williams (Argonne Leadership Computing Facility, Argonne National Laboratory, US, online)
Agenda: In this talk, I will survey the set of scientific applications that are just beginning their exascale run campaigns on the Aurora supercomputer. I will discuss the work of many project teams on targeting Aurora’s Intel GPU accelerators, portability approaches, and performance considerations. These applications sample a broad spectrum of scientific domains, numerical methods, and AI training and inference components.

11:30-11:50 Site Update from Hokkaido University: An Overview of the Next Supercomputer System in Hokkaido University (Slides)
Presenter: Takeshi Fukaya (Hokkaido University, Japan)
Agenda: In April 2025, the Hokkaido University Information Initiative Center will introduce a new supercomputer system as part of the Interdisciplinary Large-Scale Computing System. The new supercomputer system features the computing subsystem Grand Chariot 2, delivering a theoretical peak performance of 9 PFLOPS, together with the 19.95 PB all-flash storage system. Grand Chariot 2 consists of 504 compute nodes powered by 5th-generation Intel Xeon CPUs, and 24 of those nodes each have four NVIDIA H100 GPUs. This talk will provide an overview of the new supercomputer system, along with its design concept based on a review of the current supercomputer system.

11:50-12:10 Site Update from JCAHPC: Introduction of Miyabi: AI for Science Based on Integration of “Simulation, Data, and Learning" (Slides)
Presenter: Toshihiro Hanawa (Joint Center for Advanced HPC (JCAHPC)/The University of Tokyo, Japan)
Agenda: Joint Center for Advanced High Performance Computing (JCAHPC), which is jointly operated under the collaboration between the Center for Computational Sciences, University of Tsukuba, and the Information Technology Center, the University of Tokyo, has started the operation of new supercomputer system “Miyabi” since January 2025. The “Miyabi” system of 80.1 PFLOPS consists of 1,120 compute nodes equipped with NVIDIA GH200 Grace-Hopper Superchips connected via the dedicated high-speed NVLink-C2C, and 190 compute nodes employing dual Intel Xeon Max 9480 processors. Miyabi also includes 11.3PB parallel file system utilizing NVMe-SSDs across all drives. JCAHPC promotes AI for Science by Miyabi based on integration of “Simulation, Data, and Learning."

12:10-12:30 Wrap-up and Closing

 

Organizing Committee: Chair: Toshihiro Hanawa (The University of Tokyo)

Program Committee:

  • Aksel Alpay (Heidelberg University)
  • R. Glenn Brook (Cornelis Networks)
  • Steffen Christgau (Zuse Institute Berlin)
  • Clayton Hughes (Sandia National Laboratories)
  • Nalini Kumar (Intel Corporation)
  • James Lin (Shanghai Jiao Tong University)
  • Hatem Ltaief (King Abdullah University of Science & Technology)
  • David Martin (Argonne Leadership Computing Facility, Argonne National Laboratory)
  • Christopher Mauney (Los Alamos National Laboratory)
  • John Pennycook (Intel Corporation)
  • Amit Ruhela (Texas Advanced Computing Center (TACC), The University of Texas at Austin)

General questions should be sent to events@ixpug.org