


Cache-aware Roofline Model: Performance, Power and Energy-efficiency

Aleksandar Ilic

Diogo Marques, Frederico Pratas, Leonel Sousa
Rafael Campos, Ricardo Nobre, Sergio Santander-Jiménez







PERFORMANCE



POWER



ENERGY-EFFICIENCY



CASE-STUDY



Cache-aware Roofline Model: Outline



PERFORMANCE



POWER



ENERGY-EFFICIENCY



CASE-STUDY




Cache-aware Roofline Model

A. Ilic, F. Pratas and L. Sousa, "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters (2014)

D. Marques, A. Ilic, Z. Matveev and L. Sousa, "Application-driven Cache-Aware Roofline Model", Elsevier FGCS (2020)

Roofline in a nutshell



Communication overlapped with computation


Max performance capped by **peak compute throughput** or **available bandwidth** (processor's view)

What is bandwidth?



Cache-aware Roofline Model (CARM)¹: Bandwidth as seen by the core

- Obtained via micro-benchmarking



Original Roofline Model (ORM)²: Bandwidth between memory levels

- Can be obtained from data-sheets

¹ A. Ilic, F. Pratas and L. Sousa, "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters (2014)



² S. Williams, A. Waterman, D. Patterson, "Roofline: An Insightful Visual Performance Model for Multicore Architectures", Commun. ACM (2009)

Implications ...




Cache-aware Roofline Model¹

- One model, one arithmetic intensity
- One application "point"



Original Roofline Model²


- Several models, several intensities
- Several application "points"



¹ A. Ilic, F. Pratas and L. Sousa, "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters (2014)

² S. Williams, A. Waterman, D. Patterson, "Roofline: An Insightful Visual Performance Model for Multicore Architectures", Commun. ACM (2009)

Implications ... bring cool features




Cache-aware Roofline Model


- Shows absolute architecture maximums*
- (You can't break them! Can your application exploit them?)

How to “plot” my code?

- CARM arithmetic intensity is exactly what you expect it to be!



Implications ... bring cool features



Cache-aware Roofline Model


- Shows absolute architecture maximums
(You can't break them! Can your application exploit them?)

How to “plot” my code?


- CARM arithmetic intensity is exactly what you expect it to be!

Intel Advisor Roofline feature

- CARM is there since 2017



Implications ... bring cool features



memory bound

(improve access pattern, use of caches)

mixed

(all kinds of everything)

compute bound

(vectorize, parallelize...)

Cache-aware Roofline Model

- Shows absolute architecture maximums
(You can't break them! Can your application exploit them?)

How to “plot” my code?

- CARM arithmetic intensity is exactly what you expect it to be!

How to use CARM?

① Detect the boundness region

- What are my expected maximums?
- Provides first optimization hints


② Draw an imaginary vertical line

- What are my main bottlenecks? (observe intersected lines)
- Focus your optimization (aim at surpassing the line above)

③ Optimize your code: Break above roofs!

- You should move up (as your performance improves)
- Unless you restructure the code, or your compiler decides so...

Implications ... bring cool features



memory bound

(improve access pattern, use of caches)

mixed

(all kinds of everything)

compute bound

(vectorize, parallelize...)

Cache-aware Roofline Model

- Shows absolute architecture maximums
(You can't break them! Can your application exploit them?)

How to “plot” my code?

- CARM arithmetic intensity is exactly what you expect it to be!

How to use CARM?

① Detect the boundness region

- What are my expected maximums?
- Provides first optimization hints


② Draw an imaginary vertical line

- What are my main bottlenecks? (observe intersected lines)
- Focus your optimization (aim at surpassing the line above)

③ Optimize your code: Break above roofs!

- You should move up (as your performance improves)
- Unless you restructure the code, or your compiler decides so...

Implications ... bring cool features



memory bound

(improve access pattern, use of caches)

mixed

(all kinds of everything)

compute bound

(vectorize, parallelize...)

Cache-aware Roofline Model

- Shows absolute architecture maximums
(You can't break them! Can your application exploit them?)

How to “plot” my code?

- CARM arithmetic intensity is exactly what you expect it to be!

How to use CARM?

① Detect the boundness region

- What are my expected maximums?
- Provides first optimization hints


② Draw an imaginary vertical line

- What are my main bottlenecks? (observe intersected lines)
- Focus your optimization (aim at surpassing the line above)

③ Optimize your code: Break above roofs!

- You should move up (as your performance improves)
- Unless you restructure the code, or your compiler decides so...

Matrix Multiplication



All codes AVX vectorized!*

[1] Basic implementation (row major)



[2] Transposed B (improved mem. access)




[3,4,5] Cache blocking: L3, L2, L1



[6] Intel MKL






Application-driven CARM


(scaling rooflines to meet application demands)

ISO-3DFD: Quite optimized 3D stencil (scalar)



CARM characterization cheat-sheet





	Absolute	Application-driven
region	mixed	memory
max. perf.	compute (add)	memory (L1)
bottleneck	memory/compute	memory
optimize	everything	memory (or nothing)



Application-driven CARM

- models architecture maximums exploitable by your application
- improves characterization and hints (bottlenecks, optimization)
- provides consistent characterization during optimization process

ISO-3DFD: Scalar (left) vs. AVX512 (right)





PERFORMANCE



POWER



ENERGY-EFFICIENCY



CASE-STUDY




Cache-aware Roofline Model

A. Ilic, F. Pratas and L. Sousa, "Beyond the Roofline: Cache-Aware Power and Energy-Efficiency Modeling for Multi-Cores", IEEE Trans. on Computers (2017)

CARM: Power Consumption


Performance CARM

- Contributions of comps and mops overlapped (in time)



Power CARM

- Contributions of comps and mops superposed (average power)




comps = compute operations
mops = memory operations

CARM: Power Consumption


Performance CARM

- Contributions of comps and mops overlapped (in time)




Power CARM: Cores

- Contributions of comps and mops superposed (average power)




comps = compute operations
mops = memory operations

Total Power CARM: Defining envelope




CARM for different RAPL domains


Cores




Uncore



Package




Energy-efficiency CARM




Maximum efficiency for infinite arithmetic intensity!


Power-efficiency CARM [flops/W]






Energy CARM [Joule]



EDP-Efficiency CARM [flops/Js]



Matrix Multiplication



All codes AVX vectorized!*

[1] Basic implementation (row major)

$$\begin{matrix} \rightarrow \\ \boxed{A} \end{matrix} \times \begin{matrix} \downarrow \\ \boxed{B} \end{matrix} = \begin{matrix} \rightarrow \\ \boxed{C} \end{matrix}$$

[2] Transposed B (improved mem. access)

$$\begin{matrix} \rightarrow \\ \boxed{A} \end{matrix} \times \begin{matrix} \rightarrow \\ \boxed{B} \end{matrix} = \begin{matrix} \rightarrow \\ \boxed{C} \end{matrix}$$

[3,4,5] Cache blocking: L3, L2, L1


$$\begin{matrix} \boxed{A} \\ \boxed{A} \\ \boxed{A} \end{matrix} \times \begin{matrix} \boxed{B} \\ \boxed{B} \\ \boxed{B} \end{matrix} = \begin{matrix} \boxed{C} \\ \boxed{C} \\ \boxed{C} \end{matrix}$$

[6] Intel MKL


$$\begin{matrix} \star \star \star \\ \star \star \star \\ \star \star \star \end{matrix} \times \begin{matrix} \star \star \star \\ \star \star \star \\ \star \star \star \end{matrix} = \begin{matrix} \star \star \star \\ \star \star \star \\ \star \star \star \end{matrix}$$

Cache-aware Roofline Model: Extensions


CARM-based DVFS analysis



GPU CARM: Performance, Power, DVFS



NUMA CARM: Multi-socket, KNL



A. Ilic, F. Pratas, L. Sousa, "Beyond the Roofline: Cache-Aware Power and Energy-Efficiency Modeling for Multi-Cores", IEEE Trans. on Computers (2017)

A. Lopes, F. Pratas, L. Sousa, A. Ilic, "Exploring GPU performance, power and energy-efficiency bounds with Cache-aware Roofline Modeling", ISPASS (2017)

N. Denoyelle, B. Goglin, A. Ilic, E. Jeannot, L. Sousa, "Modeling Non-Uniform Memory Access on Large Compute Nodes with the Cache-Aware Roofline Model", IEEE TPDS (2018)



PERFORMANCE



POWER



ENERGY-EFFICIENCY



CASE-STUDY





Epistasis Detection: CARM-driven Optimization

R. Nobre, A. Ilic, S. Santander-Jiménez, L. Sousa, "Exploring the Binary Precision Capabilities of Tensor Cores for Epistasis Detection", IPDPS (2020)

R. Campos, D. Marques, S. Santander-Jiménez, L. Sousa, A. Ilic, "Heterogeneous CPU+ iGPU Processing for Efficient Epistasis Detection", EuroPar (2020)

Epistasis in a nutshell




**Some SNP interactions may cause life-threatening diseases (e.g., Alzheimer, breast cancer)
Discovering which and how many is important, but challenging task!**

Short Bio Recap: Codifying your genotype

Genotype	A1	A2	
0	◆	◆	Homozygous Major
1	◆	◆	Heterozygous
2	◆	◆	Homozygous Minor

◆ dominant allele
 ◆ recessive allele




Binarizing your genotype

SNP X	P0	Genotype	A1	A2	
X0	0	0	◆	◆	Homozygous Major
X1	1	1	◆	◆	Heterozygous
X2	0	2	◆	◆	Homozygous Minor
phenotype	0				

◆ dominant allele
◆ recessive allele

Think: Patient 0 (P0) with genotype 1 does not have disease (control)




Binarizing your genotype

SNP X	P0	P1	Genotype	A1	A2	
X0	0	0	0	◆	◆	Homozygous Major
X1	1	0	1	◆	◆	Heterozygous
X2	0	1	2	◆	◆	Homozygous Minor
phenotype	0	1				


◆ dominant allele
◆ recessive allele

Think: Patient 1 (P1) with genotype 2 has disease (case)



Dataset structure

SNP X	P0	P1	P2	P3	P4	P5	...	PN
X0	0	0	0	1	0	0	...	1
X1	1	0	1	0	0	1	...	0
X2	0	1	0	0	1	0	...	0
phenotype	0	1	1	1	0	0	...	1





Dataset structure

Our dataset: 10 040 SNPs x 104 448 samples

2-way Epistasis Detection: Pair-wise interaction

Pair-wise interaction: SNPs (X,Y)



Dataset structure

Our dataset: 10 040 SNPs x 104 448 samples

Search space: All SNP combinations


(0,1)	(0,2)	(0,3)	(0,4)	(...)	(0,M-1)
	(1,2)	(1,3)	(1,4)	(...)	(1,M-1)
		(2,3)	(2,4)	(...)	(2,M-1)
			(3,4)	(...)	(3,M-1)
				(...)	(...)
				(...)	(M-2,M-1)

**$M(M-1)/2$
combinations**


Our dataset: 50 395 780 combinations

Each frequency table evaluated with Bayesian K2 score
Epistasis: Minimum K2 score among all combinations!


Cache-aware Roofline Model in Intel® Advisor



Let's CARMify it!





Mixed region, but seems memory bound
Let's be smart: Restructure our algorithm!



Increase arithmetic intensity


Pair-wise interaction: SNPs (X,Y)




“New” Dataset structure
(removed: phenotype and genotype 2)

Reducing memory transfers!
Boosting our arithmetic intensity!


Three Genotypes + Phenotype



Two Genotypes, No Phenotype




Let's CARMify it (again)!



Wait! Being smart decreases performance!
How come?!

Three Genotypes + Phenotype



Two Genotypes, No Phenotype




Let's CARMify it (again)!



Wait! Being smart decreases performance!
How come?!


Three Genotypes + Phenotype



Two Genotypes, No Phenotype




Let's continue optimizing...



CARM and perf. decrease may suggest memory issues!
Let's “tile” our dataset for caches!


Three Genotypes + Phenotype



Two Genotypes, No Phenotype




Improvements, at last!!!



Tiling worked!

We now have both: performance increase and speedup!



Three Genotypes + Phenotype




Two Genotypes, No Phenotype



Cache tiling




Improvements, at last!!!



**Mixed region, but close to “compute” roof!
Let’s vectorize!**


Three Genotypes + Phenotype




Two Genotypes, No Phenotype



Cache tiling




CARM in action ...



Let's multi-thread it!


Three Genotypes + Phenotype




Two Genotypes, No Phenotype




Cache tiling




AVX2 Vectorization



CARM in action ...





Three Genotypes + Phenotype




Two Genotypes, No Phenotype



Cache tiling





AVX2 Vectorization



Multi-core



Epistasis Detection on Intel CPU+iGPU





PERFORMANCE



POWER



ENERGY-EFFICIENCY



CASE-STUDY



Cache-aware Roofline Model: Conclusions

D. Marques, A. Ilic, Z. Matveev and L. Sousa, "Application-driven Cache-Aware Roofline Model", Elsevier FGCS (2020)

R. Nobre, A. Ilic, S. Santander-Jiménez, L. Sousa, "Exploring the Binary Precision Capabilities of Tensor Cores for Epistasis Detection", IPDPS (2020)

R. Campos, D. Marques, S. Santander-Jiménez, L. Sousa, A. Ilic, "Heterogeneous CPU+ iGPU Processing for Efficient Epistasis Detection", EuroPar (2020)

A. Ilic, F. Pratas and L. Sousa, "Beyond the Roofline: Cache-Aware Power and Energy-Efficiency Modeling for Multi-Cores", IEEE Trans. on Computers (2017)

A. Lopes, F. Pratas, L. Sousa, A. Ilic, "Exploring GPU performance, power and energy-efficiency bounds with Cache-aware Roofline Modeling", ISPASS (2017)

A. Ilic, F. Pratas and L. Sousa, "Cache-aware Roofline Model: Upgrading the Loft", IEEE Computer Architecture Letters (2014)



DEFINING TECHNOLOGY

FCT Fundação
para a Ciência
e a Tecnologia



EUROPEAN UNION
European Regional Development Fund

Thank you!

Supported by Intel Corporation and Portuguese national funds through FCT under projects UIDB/50021/2020 and PTDC/CCI-COM/31901/2017 (HiPerBio).