
High Performance Simulations of Quantum Transport using Manycore Computing

Yosang Jeong and Hoon Ryu*

(E: elec1020@kisti.re.kr*)

Division of National Supercomputing
Korea Institute of Science and Technology Information (KISTI)



국가슈퍼컴퓨팅연구소
National Institute of Supercomputing and Networking



The Non-Equilibrium Green's Function approach and The Recursive Green's Function algorithm



The Non-Equilibrium Green's Function (NEGF) approach


- Essential to predict quantum transport
 - Transmission, Local Density of State, Charge
- Involves the evaluation of an inverse of the large-scale complex number system matrix
 - The most time-consuming part of the NEGF

The Recursive Green's Function (RGF) algorithm

- Performs the multiplication of sub-matrices in a recursive manner
- Evaluates parts of the inverse matrix
 - Saves huge computing cost compared to the traditional way

Our Goal: Accelerating our in-house code **QAND** (Quantum simulation tool for Advanced Nanoscale Device designs) **using KNL and GPU**

$$G^R(E) = (E - (H + V) - \Sigma(E - (H + V)))^{-1}$$




Processes of RGF computation

The 4-computational steps



- The RGF consists of the 4-computational steps
 - The whole computing process of RGF can be divided into two regions (the top and bottom half of the system matrix)
 - Computation in each region is allocated to a single **MPI** process
 - The computing load of a single MPI rank is processed in parallel with **OpenMP** threads
 - Only steps 2 and 4 perform MPI communication
- All steps perform **the sub-matrix multiplication**
 - The number of matrix multiplications in step 3 is much bigger than in other steps (Especially off-diagonal computation part)

→ Need to focus on **step 3**






Processes of RGF computation

The cost of the step 3 & the size of the nanowire structure



- The nanowire structure consists of multiple atomic unitcells
 - The X-UCs (the number of unitcells along the X-direction) is related to the number of diagonal sub-matrices
 - The YZ-UCs (the number of unitcells on the YZ-plane) is related to the size of each sub-matrix
- As the size of nanowires structure grows, the number of the sub-matrices to be computed increases.
 - The computing cost of step 3 increases **extremely**
 - The number of sub-matrices $\propto (X-UC)^2$ in step 3
 - The size of sub-matrix $\propto (YZ-UC)^2$

→ Performance optimization for **step 3** is essential



Strategies for performance enhancement

1. Data-restructuring of complex number matrix



[AoS-type complex number and matrix]

```
typedef struct complexNum {
    double r; // real num
    double i; // imaginary num
} cNum_t; // complex num
cNum_t A[NxN]; // A: complex array(matrix)
```

[SoA-type complex number and matrix]

```
typedef struct complexMat {
    double r[NxN]; // array of real num
    double i[NxN]; // array of imaginary num
} cMat_t; // complex array(matrix)
cMat_t A; // A: complex array(matrix)
```

[AoS-type complex matrix multiplication]

```
cNum_t A[NxN], B[NxN], C[NxN] // C=AxB
for(i=0; i<N; i++) {
    for(k=0; k<N; k++) {
        for(j=0; j<N; j+=4) {
            C[i][j±0].r += A[i][k].r * B[k][j±0].r \
                - A[i][k].i * B[k][j±0].i;
            C[i][j±1].r += A[i][k].r * B[k][j±1].r \
                - A[i][k].i * B[k][j±1].i;
            C[i][j±2].r += A[i][k].r * B[k][j±2].r \
                - A[i][k].i * B[k][j±2].i;
            C[i][j±3].r += A[i][k].r * B[k][j±3].r \
                - A[i][k].i * B[k][j±3].i;

            C[i][j±0].i += A[i][k].r * B[k][j±0].i \
                + A[i][k].i * B[k][j±0].r;
            C[i][j±1].i += A[i][k].r * B[k][j±1].i \
                + A[i][k].i * B[k][j±1].r;
            C[i][j±2].i += A[i][k].r * B[k][j±2].i \
                + A[i][k].i * B[k][j±2].r;
            C[i][j±3].i += A[i][k].r * B[k][j±3].i \
                + A[i][k].i * B[k][j±3].r;
        }
    }
}
```



Change
the data structure
AoS to SoA

[SoA-type complex matrix multiplication]

```
cMat_t A, B, C; // C=AxB
for(i=0; i<N; i++) {
    for(k=0; k<N; k++) {
        for(j=0; j<N; j+=4) {
            C.r[i][j±0] += A.r[i][k] * B.r[k][j±0] \
                - A.i[i][k] * B.i[k][j±0];
            C.r[i][j±1] += A.r[i][k] * B.r[k][j±1] \
                - A.i[i][k] * B.i[k][j±1];
            C.r[i][j±2] += A.r[i][k] * B.r[k][j±2] \
                - A.i[i][k] * B.i[k][j±2];
            C.r[i][j±3] += A.r[i][k] * B.r[k][j±3] \
                - A.i[i][k] * B.i[k][j±3];


            C.i[i][j±0] += A.r[i][k] * B.i[k][j±0] \
                + A.i[i][k] * B.r[k][j±0];
            C.i[i][j±1] += A.r[i][k] * B.i[k][j±1] \
                + A.i[i][k] * B.r[k][j±1];
            C.i[i][j±2] += A.r[i][k] * B.i[k][j±2] \
                + A.i[i][k] * B.r[k][j±2];
            C.i[i][j±3] += A.r[i][k] * B.i[k][j±3] \
                + A.i[i][k] * B.r[k][j±3];
        }
    }
}
```

- The elements accessed with **a stride of 2**
 - It is not desirable for fetching multiple data due to the poor data locality
 - The multiplication process cannot fully exploit the benefit of SIMD operation in KNL

- The elements accessed **continuously**
 - Excellent data locality for fetching multiple data
 - The benefit of SIMD can be fully exploited and multiplication can be done more efficiently than AoS-type complex matrix multiplication

Strategies for performance enhancement

3. Thread-scheduling for thread-utilization efficiency in step 3




The average efficiency:
always **~83%**

Apply the thread-scheduling


- 2560x2560 matrix, 32x32 block, 32 threads

- 2560x2560 matrix
→ 80x80 block matrix
- 80 rows of blocks should be parallelized to 32 threads
→ $80/32 = 2.5$



→ **load imbalance occurs**

- Our main idea:
 - Perform multiple MatMul simultaneously
 - Adjust # of thr. used in a single MatMul
- The average efficiency increases from ~83% to ~100% as the size of X-UCs increases
 - The efficiency gain is up to **~17%**




The average efficiency:
~96% in 2 X-UC,
~99.7% in 100 X-UC

Strategies for performance enhancement

4. Offload computing with GPU accelerators in step 3



- **More computation, Less data-transfer** is one of the keys to efficient offload computing
 - So, we designed a scheme of offload computing that can exploit the strength of GPU devices
- In our scheme, step 3 is processed in the unit of sub-matrix columns
 - The number of computations $\propto (X\text{-UCs})^2$
* same as the number of sub-matrices
 - The number of data-transfers $\propto (X\text{-UCs})$
H to G: 3 per column (4 in the first column)
G to H: # of sub-matrices in the last column
 - More beneficial as the nanostructure Becomes longer along the X-direction
- As the X-UCs increases from 2 to 100,
 - The number of data-transfers increases from **14**(4+3x2 + 4) to **798**(4+3x198 + 200)
 - The number of computations increases from **9**(2+3+4) to **20,999**(2+3+...+200)
 - The ratio of **data-transfer** to **computation** is about **1 : 26** in X-UCs = 100



Maximize the GPU resource occupancy

The CUDA Occupancy Calculator



- NVIDIA provides the CUDA Occupancy Calculator
 - Compile with compute capability and `-Xptxas -v`
 - Enter the information into the CUDA Occupancy Calculator
 - The occupancy of GPU resource is reported as a percentage
- In this study:
 - The compute capability of NVIDIA Quadro GV100: 7.0
 - Max registers per SM: 65,536
 - Max threads per SM: 2,048
 - Max shared memory per SM: 96KB
 - Set up the computing resources as below:
 - The number of registers per thread: 32
 - The number of threads per thread-block: 1,024
 - The size of shared memory per thread-block: 32KB
 - * the remaining 64KB per SM is used as L1 cache
- A total of 2 thread-blocks can be mapped to each SM
All computing resources of the SM are fully utilized.
- We achieved a **100%** occupancy of GPU resources

```

ptxas info : 0 bytes smem
ptxas info : Compiling entry function '_Z27GINJA_multiplyMatrix_KerneLpds_is_s_is_s_' for 'sm_70'
ptxas info : Function properties for '_Z27GINJA_multiplyMatrix_KerneLpds_is_s_is_s_'
              0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
ptxas info : Used 32 registers, 32768 bytes smem, 416 bytes cmem[0]
    
```

CUDA Occupancy Calculator

Just follow steps 1, 2, and 3 below! (or click here for help)

1) Select Compute Capability (click):		7.0	(help)
1.b) Select Shared Memory Size Config (bytes)		65536	
2) Enter your resource usage:			
Threads Per Block	1024		(help)
Registers Per Thread	32		
Shared Memory Per Block (bytes)	32768		
(Don't edit anything below this line)			
3) GPU Occupancy Data is displayed here and in the graphs:			(help)
Active Threads per Multiprocessor	2648		
Active Warps per Multiprocessor	64		
Active Thread Blocks per Multiprocessor	2		
Occupancy of each Multiprocessor	100%		

Physical Limits for GPU Compute Capability:		7.0
Threads per Warp	32	
Max Warps per Multiprocessor	64	
Max Thread Blocks per Multiprocessor	32	
Max Threads per Multiprocessor	2048	
Maximum Thread Block Size	1024	
Registers per Multiprocessor	65536	
Max Registers per Thread Block	65536	
Max Registers per Thread	256	
Shared Memory per Multiprocessor (bytes)	65536	
Max Shared Memory per Block	65536	
Register allocation unit size	256	
Register allocation granularity	warp	
Shared Memory allocation unit size	256	
Warp allocation granularity	4	

Allocated Resources		Per Block	Limit Per SM	= Allocatable Blocks Per SM
Warps	(Threads Per Block / Threads Per Warp)	32	64	2
Registers	(Warp limit per SM due to per-warp reg count)	32	64	2
Shared Memory (Bytes)		32768	65536	2

Note: SM is an abbreviation for (Streaming) Multiprocessor

Maximum Thread Blocks per Multiprocessor	Blocks/SM	* Warps/Block = Warps/SM
Limited by Max Warps or Max Blocks per Multiprocessor	2	32 64
Limited by Registers per Multiprocessor	2	32 64
Limited by Shared Memory per Multiprocessor	2	32 64

Note: Occupancy limiter is shown in orange
Physical Max Warps/SM = 64
Occupancy = 64 / 64 = 100%

CUDA Occupancy Calculator
 Version: 9.0
[Copyright and License](#)

[Click Here for detailed instructions on how to use this occupancy calculator](#)
For more information on NVIDIA CUDA, visit <http://developer.nvidia.com/cuda>

Your chosen resource usage is indicated by the red triangle on the graphs. The other data represent the range of possible block sizes, register counts, and shared memory allocation

Impact of Varying Block Size

Impact of Varying Register Count Per Thread


Impact of Varying Shared Memory Usage Per Block

Y. Jeong and H. Ryu, High Performance Simulations of Quantum Transport using Manycore Computing


9

Benchmark tests

Test environments and Results of benchmark tests



- All the 4 techniques contribute significantly to enhancing the speed of RGF, particularly step 3
 - When all the four techniques are applied, the entire computation can be completed in a about 1 hour
 - The percentage of the total wall-time taken by the step 3 decreased from ~95% (case 1) to ~37% (case 5)
- The most-time consuming part becomes the step 1 (~47% of the total wall-time)



Conclusions

Summary



- In this study, we proposed technical strategies to accelerate the Recursive Green's Function algorithm
- The effective of proposed technical strategies is verified by performing benchmark tests in manycore computing resources
- We observe the wall-time of the entire RGF process can be reduced by a factor of $\sim 19.3x$
- The details of the techniques are quite universal since the multiplication of dense complex matrices is one of the most basic operations

Thanks for your attention!

